Browse Source

Update demo

merge-requests/1/head
jean-pierre charras 6 years ago
parent
commit
71375f42ce
  1. 5
      demos/kit-dev-coldfire-xilinx_5213/fp-lib-table
  2. 1
      demos/kit-dev-coldfire-xilinx_5213/in_out_conn.sch
  3. 18670
      demos/kit-dev-coldfire-xilinx_5213/kit-dev-coldfire-xilinx_5213.kicad_pcb
  4. 7
      demos/kit-dev-coldfire-xilinx_5213/kit-dev-coldfire-xilinx_5213.pro
  5. 3
      demos/kit-dev-coldfire-xilinx_5213/kit-dev-coldfire-xilinx_5213.sch
  6. 1
      demos/kit-dev-coldfire-xilinx_5213/xilinx.sch

5
demos/kit-dev-coldfire-xilinx_5213/fp-lib-table

@ -7,4 +7,9 @@
(lib (name "Package_TO_SOT_SMD")(type "KiCad")(uri "${KISYSMOD}/Package_TO_SOT_SMD.pretty")(options "")(descr ""))
(lib (name "kit-dev-coldfire")(type "KiCad")(uri "${KIPRJMOD}/kit-dev-coldfire.pretty")(options "")(descr ""))
(lib (name "TerminalBlock_Altech")(type "KiCad")(uri "${KISYSMOD}/TerminalBlock_Altech.pretty")(options "")(descr ""))
(lib (name "Package_TO_SOT_THT")(type "KiCad")(uri "${KISYSMOD}/Package_TO_SOT_THT.pretty")(options "")(descr ""))
(lib (name "Diode_SMD")(type "KiCad")(uri "${KISYSMOD}/Diode_SMD.pretty")(options "")(descr ""))
(lib (name "Diode_THT")(type "KiCad")(uri "${KISYSMOD}/Diode_THT.pretty")(options "")(descr ""))
(lib (name "Resistor_SMD")(type "KiCad")(uri "${KISYSMOD}/Resistor_SMD.pretty")(options "")(descr ""))
(lib (name "Resistor_THT")(type "KiCad")(uri "${KISYSMOD}/Resistor_THT.pretty")(options "")(descr ""))
)

1
demos/kit-dev-coldfire-xilinx_5213/in_out_conn.sch

@ -1,5 +1,4 @@
EESchema Schematic File Version 5
LIBS:kit-dev-coldfire-xilinx_5213-cache
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693

18670
demos/kit-dev-coldfire-xilinx_5213/kit-dev-coldfire-xilinx_5213.kicad_pcb
File diff suppressed because it is too large
View File

7
demos/kit-dev-coldfire-xilinx_5213/kit-dev-coldfire-xilinx_5213.pro

@ -1,4 +1,4 @@
update=16/09/2019 11:43:30
update=16/11/2019 15:34:10
last_client=kicad
[general]
version=1
@ -49,7 +49,8 @@ MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
CopperEdgeClearance=0.01
TrackWidth1=0.2
TrackWidth2=0.4
TrackWidth2=0.3
TrackWidth3=0.4
ViaDiameter1=0.6
ViaDrill1=0.4
dPairWidth1=0.2
@ -75,6 +76,8 @@ OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
DimensionUnits=0
DimensionPrecision=1
SolderMaskClearance=0.2
SolderMaskMinWidth=0
SolderPasteClearance=0

3
demos/kit-dev-coldfire-xilinx_5213/kit-dev-coldfire-xilinx_5213.sch

@ -1,5 +1,4 @@
EESchema Schematic File Version 5
LIBS:kit-dev-coldfire-xilinx_5213-cache
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
@ -1215,7 +1214,7 @@ U 1 1 462383E5
P 1250 3050
F 0 "LV101" H 1250 3350 60 0000 C CNN
F 1 "DS1818" H 1250 3250 60 0000 C CNN
F 2 "TO_SOT_Packages_THT:TO-92_Molded_Narrow" H 1250 3050 60 0001 C CNN
F 2 "Package_TO_SOT_THT:TO-92_Molded_Narrow" H 1250 3050 60 0001 C CNN
F 3 "" H 1250 3050 60 0001 C CNN
1 1250 3050
1 0 0 -1

1
demos/kit-dev-coldfire-xilinx_5213/xilinx.sch

@ -1,5 +1,4 @@
EESchema Schematic File Version 5
LIBS:kit-dev-coldfire-xilinx_5213-cache
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268

Loading…
Cancel
Save