Browse Source
(The indenting was changed from 4 spaces per level to 2 in order to better match eeschema's netlist output and pcbnew's board file output.)merge-requests/1/head
2 changed files with 2 additions and 2 deletions
Loading…
Reference in new issue