Update QA for ngspice-46 compat

Per holger's suggestion, we make the circuits in our qa use '0' instead
of 'gnd'

(cherry picked from commit aee4fc26ef)

qa/data/eeschema/issue13431.kicad_sch

@@ -748,7 +748,7 @@
     (effects (font (size 1.27 1.27)) (justify left bottom))
     (uuid 23ea6767-4b6d-4bf8-8f7c-b6ca35e99fc2)
   )
-  (text ".subckt OPAMP INon IInv out Vp Vm g=100k\n  bGain gain gnd v={g*v(INon, IInv)}\n  bOut out gnd v={v(gain)> v(Vp) ? v(Vp) : v(gain) < v(Vm) ? v(Vm) : v(gain)}\n.ends OPAMP\n\n\n.subckt SG3525 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16\n	* Voltage reference\n	.param Vref = 5.1V\n	bVref 16 12 v={Vref < v(15, 12) ? Vref : v(15) }\n\n	* Error amplifier (opamp)\n	xOpampError 2 1 9 15 12 OPAMP\n\n	* Measure Ct\n	aCtMeter 5 CtVal ctest\n	.model ctest cmeter(gain=1.0)\n\n	* Measure Rt\n	vRtMeasI 16 6 0\n	bRt 12 RtVal v={-Vref/i(vRtMeasI)}\n\n	* Triangular wave oscillator\n	* f = 1/(Ct*0.7*Rt)\n	bFreq freq 12 v={(1/(v(CtVal)*0.7*v(RtVal))) < 1 ? 1 : 1/(v(CtVal)*0.7*v(RtVal))}\n	aTriOsc freq carrier trigen\n	.model trigen triangle(cntl_array = [10 500e3]\n		+freq_array=[10 500e3] out_low = 0\n		+out_high = {Vref} duty_cycle = 0.999)\n\n	* Carrier debug (send it to OSC output)\n	Rtie carrier 4 0\n\n	* PWM\n	bOutA 11 12 v={min(v(9), v(8)) > v(carrier)+v(12) ? v(doShutdown,12) < {Vref/2} ? v(13) : v(12) : v(12) }\n	bOutB 14 12 v={min(v(9), v(8)) < v(carrier)+v(12) ? v(doShutdown,12) < {Vref/2} ? v(13) : v(12) : v(12) }\n\n	* Soft Start\n	.param IssVal = 50u\n	Iss 12 8 {IssVal}\n	a1 12 8 vclamp\n	.model vclamp zener(v_breakdown={Vref} i_breakdown={IssVal})\n	*.model vclamp sidiode(Vrev={Vref})\n\n	* Shutdown\n	bShutdown doShutdown 12 v={v(10,12) > 0.8 ? {Vref} : v(12) }; Threshold on pin 10 is around 0.8V\n	sShutdownSwitch 8 12 doShutdown 12 sswitch ON\n	.model sswitch SW(RON=3k VT={Vref/2})\n\n.ends SG3525\n\n"
+  (text ".subckt OPAMP INon IInv out Vp Vm g=100k\n  bGain gain 0 v={g*v(INon, IInv)}\n  bOut out 0 v={v(gain)> v(Vp) ? v(Vp) : v(gain) < v(Vm) ? v(Vm) : v(gain)}\n.ends OPAMP\n\n\n.subckt SG3525 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16\n	* Voltage reference\n	.param Vref = 5.1V\n	bVref 16 12 v={Vref < v(15, 12) ? Vref : v(15) }\n\n	* Error amplifier (opamp)\n	xOpampError 2 1 9 15 12 OPAMP\n\n	* Measure Ct\n	aCtMeter 5 CtVal ctest\n	.model ctest cmeter(gain=1.0)\n\n	* Measure Rt\n	vRtMeasI 16 6 0\n	bRt 12 RtVal v={-Vref/i(vRtMeasI)}\n\n	* Triangular wave oscillator\n	* f = 1/(Ct*0.7*Rt)\n	bFreq freq 12 v={(1/(v(CtVal)*0.7*v(RtVal))) < 1 ? 1 : 1/(v(CtVal)*0.7*v(RtVal))}\n	aTriOsc freq carrier trigen\n	.model trigen triangle(cntl_array = [10 500e3]\n		+freq_array=[10 500e3] out_low = 0\n		+out_high = {Vref} duty_cycle = 0.999)\n\n	* Carrier debug (send it to OSC output)\n	Rtie carrier 4 0\n\n	* PWM\n	bOutA 11 12 v={min(v(9), v(8)) > v(carrier)+v(12) ? v(doShutdown,12) < {Vref/2} ? v(13) : v(12) : v(12) }\n	bOutB 14 12 v={min(v(9), v(8)) < v(carrier)+v(12) ? v(doShutdown,12) < {Vref/2} ? v(13) : v(12) : v(12) }\n\n	* Soft Start\n	.param IssVal = 50u\n	Iss 12 8 {IssVal}\n	a1 12 8 vclamp\n	.model vclamp zener(v_breakdown={Vref} i_breakdown={IssVal})\n	*.model vclamp sidiode(Vrev={Vref})\n\n	* Shutdown\n	bShutdown doShutdown 12 v={v(10,12) > 0.8 ? {Vref} : v(12) }; Threshold on pin 10 is around 0.8V\n	sShutdownSwitch 8 12 doShutdown 12 sswitch ON\n	.model sswitch SW(RON=3k VT={Vref/2})\n\n.ends SG3525\n\n"
     (at 167.64 123.19 0)
     (effects (font (size 1.27 1.27)) (justify left bottom))
     (uuid 3727230b-8c74-4697-b114-69ede059545e)

qa/data/eeschema/issue13431.spice

@@ -4,8 +4,8 @@ KiCad schematic
 .tran 10us 20ms uic
 .option INTERP
 .subckt OPAMP INon IInv out Vp Vm g=100k
-  bGain gain gnd v={g*v(INon, IInv)}
-  bOut out gnd v={v(gain)> v(Vp) ? v(Vp) : v(gain) < v(Vm) ? v(Vm) : v(gain)}
+  bGain gain 0 v={g*v(INon, IInv)}
+  bOut out 0 v={v(gain)> v(Vp) ? v(Vp) : v(gain) < v(Vm) ? v(Vm) : v(gain)}
 .ends OPAMP